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STEM1. Introduction
Redox-based resistive RAM (ReRAM) [1] is viewed as one of the
most promising candidates for the next-generation of non-volatile
memories owing to its fast switching times, low power consumption,
non-volatility and CMOS-compatibility [2,3]. Other applications include
power-efﬁcient systems for neuromorphic engineering [4,5] and logic
[6].
Resistance switching in silicon oxide-based ReRAM devices can re-
sult from a number of very different processes. We may divide these
into those that are intrinsic properties of the oxide (e.g. valence change
ReRAM) and those that require the indiffusion of conductive species
such as metal ions –wemay call these extrinsic processes (e.g. electro-
chemical metallization ReRAM) [7]. The body of the literature on intrin-
sic resistance switching in silicon oxide is rather limited – a situation
that arises from the conventional belief that sub-hard breakdown sili-
con oxide is an inert electrical insulator. Some literature has even sug-
gested that resistance switching in metal-free silicon oxide is not
possible [8].
However, intrinsic switching has indeedbeen reported, and it gener-
ally can be classiﬁed into that occurring inside the oxide bulk (“bulk
switching”), which depends critically on oxide microstructure and the
availability of oxygen [9–11], and switching at internal pores andaccess article underedges (“surface switching”) of the oxide, which is only possible in vacu-
um or in devices that have been hermetically sealed [12,13].
In this study, we demonstrate excellent intrinsic bulk switching
properties for SiOx (x ~ 1.6) ReRAM devices. More speciﬁcally, our de-
vices exhibit low electroforming voltages (typically −2.6 V), low
switching voltages (±1 V), high uniformity in switching voltages and
resistance states, high endurance (N107 cycles), and good state reten-
tion (N104 s) at room temperature, and after 1 h at 260 °C.
We postulate that the roughness of the bottom oxide-electrode in-
terface affects themicrostructure of the oxide and enhances the colum-
nar growth, which results in favourable switching properties.
2. Fabrication and methods
Metal-oxide-metal ReRAM devices were fabricated on silicon sub-
strates with a top layer of 4 μm of thermal oxide (SiO2). 280 nm of Mo
was deposited onto the SiO2 layer by sputtering. This served as the bot-
tom electrode.
The switching oxide was deposited by reactive magnetron
sputtering (Kurt Lesker PVD75), in which an undoped silicon target
was used to sputter the SiOx thin ﬁlm onto the substrate in an oxy-
gen-rich environment. The sputtering conditions were: RF power
110 W, Ar:O2 ratio was 1:1 and Capman pressure was 3 mTorr. In
total, 35 nm of SiOx was deposited onto the bottom Mo layer. After
this was deposited, a thin (3 nm) adhesion layer of Ti followed by
115 nm layer of Au was deposited by electron beam evaporation to
serve as top electrodes. A shadowmaskwas used to deﬁne the electrodethe CC BY license (http://creativecommons.org/licenses/by/4.0/).
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800 μm × 800 μm.
Electrical characterization was performed using a Keithley 4200
semiconductor characterization system (the voltage sweeps were ob-
tained using source measuring units, and the endurance testing using
a pulse measuring unit). An ArC One characterization board was used
to conduct the retention measurements. All electrical characterization
was performed at room temperature, unless otherwise stated.
An FEI Helios focused ion beam(FIB)wasused to prepare TEM cross-
sections, and STEM imagingwas carried out at 80 keV using an FEI Titan
M/STEM. EELS analysis was performed using a Gatan Imaging Filter
(GIF) and a collection semi-angle of 30 mrad. XPS measurements were
performed using a Thermo Scientiﬁc K-Alpha with a monochromated
Al source at 10−8 Torr.Fig. 1. Electrical characterization of silicon oxide-based ReRAMdevices. (a) Device electroforms
Device shows no degradation of either resistance states during the 104 s retention test at room t
switching cycles, recording every single cycle. (e) IV switching curves prior and post- enduran
lower CC of 100 μA. The device sets around−0.65 V and resets around 1.1 V.3. Results and discussion
Fig. 1 shows the switching performance obtained from typical SiOx
ReRAM devices (electrode size 400 μm × 400 μm). Firstly, we swept
the voltage bias to electroform the oxide (i.e. to transition from the pris-
tine to the low resistance states) with 1mA of current compliance (CC).
We then proceeded to cyclically reset (transition from the low resis-
tance state (LRS) to the high resistance state (HRS)) and set the device
(transition from the HRS to the LRS). The device electroforms at around
−2.6 V and, signiﬁcantly, it electroforms only in the negative sweep (i.e.
a negative potential applied to the top electrode), which excludes the
ﬁeld-induced migration of Ti cations from the top electrode - an extrin-
sic (ECM) mechanism. Post electroforming, the device shows bipolar
switching with low switching voltages; from−0.9 V to−1.1 V to setat around−2.6 V, sets at around−0.9 V and resets at around 1.3 V (with a CC of 1mA). (b)
emperature. (c) Device shows endurance for 107 cycles (10 samples per decade). (d) 3000
ce test, conﬁrming the device functionality post 107 cycles. (f) IV switching curves with a
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way to achieve a good compromise between low switching voltages,
high cycling endurance and sufﬁcient contrast between the LRS and
the HRS. A complete reset process can be obtained by sweeping the de-
vices to 2 V, in which case the contrast between the two resistance
states ismuch larger (Fig. S1 in Supplementary information). The device
does not electroform in the positive sweep. (Fig. S2 in Supplementary
information). This is consistent with the theory of valance change
ReRAMs, in which, to electroform the device, the negative bias should
be applied to the electrode with the higher work function (lower oxy-
gen afﬁnity) – which in our case is the Au electrode.
These voltage values are lower than those previously reported for in-
trinsic SiOx ReRAM devices – such as 5 V/1.2 V/−1.5 V [14];
−5 V/−3 V/3.5 V [11] and 20 V/3 V/8 V [12,13] for the
electroforming/set/reset voltages, respectively.
Fig. 1b shows the retention test for 104 s at room temperature. No
degradation of either LRS or HRS is observed. To further analyse device
retention at temperatures required for solder reﬂow, we heated up the
devices to 260 °C for 1 h and tested the resistance states after the device
had cooled down to room temperature (approximately 15 min follow-
ing the heating). The device was set to the LRS with a current compli-
ance of 1 mA, and the HRS was achieved by voltage sweep to 2 V and
consequent complete reset process. The resistances, before the device
heating, were 681Ω for the LRS and 31.6 MΩ for the HRS. After heating
the device, the HRS change was negligible, while the LRS resistancewas
5.4 kΩ. Interestingly, the opposite trend is observed for SiOx electro-
chemical metallization cell RRAM devices [15]: the LRS state is un-
changed while the HRS resistance changes by approximately an order
of magnitude.
Fig. 1c shows the endurance test for 107 cycles, where the resistance
states are measured using a logarithmic spacing. Fig. 1d shows 3000 cy-
cles recording every cycle. For the endurance test the following pulses
were used:−1.7 V, 150 ns to set, 2.5 V, 1 μs to reset and 0.1 V, 200 ns
to read. Small ﬂuctuations of resistance states at the end of the endur-
ance test are the result of a slight increase of the reset current combined
with the internal current limit of 10mA for the Keithley PMU. IV curves
(Fig. 1e) conﬁrm the functionality of the device after 107 cycles, and the
slight increase of the reset current. The endurance of 107 cycles without
device failure is to the authors' knowledge the highest endurance re-
ported for intrinsic SiOx ReRAM devices. Note that the device can also
operate with a lower current compliance (100 μA or lower). In this
case, the reset currents are typically much lower, while the switching
voltages remain comparable to thosewhen the high current compliance
is used. This is shown in Fig. 1f. However, we note that the speed of a DC
current limit (SMU Keithley 4200) is relatively slow (in the ~100 μs
range) and signiﬁcant current overshoots are expected during the
forming process, aswell as during the set process. Consequently, this ef-
fect will introduce variability during the switching, which is most pro-
nounces for lower operational currents due to slower current
integration and sensing. Following the forming voltage, the ﬁrst reset
process typically exhibits a signiﬁcantly higher reset current than
those of the following resets. This is a direct effect of the current over-
shoot. We, therefore, include an analysis of the uniformity of the
switching voltages and of the resistance states of our devices, which
show good uniformity in spite of the limitations of the measurement
apparatus.
For the device electroformedwith a current compliance of 1mA, the
cumulative probability plots of switching voltages are shown in Fig. 2a
and b. The device shows a tight distribution of switching voltages (cal-
culated from the 110 I/V sweeps) – more speciﬁcally a spread of
0.27 V for the set voltage and a spread of 0.21 V for the reset voltages,
calculated from the 10% to 90% cumulative probabilities. The relative
standard deviation (σ/R) for the LRS is 0.43 and for the HRS is 0.35.
For the device electroformed with a current compliance of 100 μA, the
cumulative probability plots are shown in Fig. 2c and d (calculated
from the 50 I/V sweeps). The spread of the set voltage and the resetvoltages is 0.2 V and 0.1 V, respectively, and the relative standard devi-
ations are 0.53 for the LRS and 1.03 for theHRS. These are slightly higher
than those reported for the SiOx electrochemical metallization cell
RRAM devices [15], but it should be noted that in this study the authors
use a 1T1R conﬁguration that mitigates the problem of current
overshoots.
Additionally, we analysed the uniformity of the forming voltages
over 20 separate devices. Pristine devices were swept to a maximum
voltage of −6 V. Out of 20 devices, 18 devices successfully
electroformed (90% yield). The spread for the electroforming voltages
of 2 V (from−1.5 V to−3.5 V) is calculated from approximately 10%
to 90% probabilities (Fig. 2c). We believe this can be further improved
by engineering the roughness of the bottom interface between the
oxide layer and the electrode. This, together with a detailed study of
the effect of the interface roughness, will be the subject of our further
study.
Fig. 3 shows normalised O1s and Si2p XPS spectra (the latter nor-
malised to the O1s signal). The estimated stoichiometry of the SiOx
ﬁlm is around x = 1.6. The position of the Si2p peak, around 102.8 eV,
corresponds to the Si3+ oxidation state of silicon. It has been suggested
that this conﬁguration introduces intrinsic interfaces into the amor-
phous SiOx matrix, making it rich in dangling bond defects [16].
To understand the excellent switching properties –more speciﬁcally
the low electroforming/switching voltages and the enhanced endur-
ance – we used scanning TEM (STEM) to study the microstructure of
the oxide layers.
Fig. 4a shows a cross-sectional bright ﬁeld STEM images of the de-
vice. Firstly, we observe that the interface between the oxide and the
electrodes shows signiﬁcant roughness (on order of 5 nm) and specu-
late that this has a critical inﬂuence on switching properties.
It is known that sputteredmaterials that are deposited at lower tem-
peratures exhibit columnar growth [17]. Additionally, the rougher elec-
trode surface might promote atomic shadowing during oxide
deposition and result in enhanced columnar growth. This is apparent
in Fig. 4a, where columnar growth is clearly observed (indicated by
the red arrows) in the form of bright vertical streaks. These streaks
have an approximate spacing of 20 nm, and correspond to regions of
low intensity in the High Angle Annular Dark Field (HAADF) image in
Fig. 4b. Regions of low intensity in the HAADF image correspond to re-
gions of low atomic number [18], and suggest the presence low-density
intercolumnar boundaries.
This is consistent with our previous study in which the tops of these
columns are observed using scanning tunneling microscopy with en-
hanced conductivity around the edges of the columns [9,19]. We also
noted earlier, from our XPS results, that the conﬁguration of the silicon
atoms in our sample suggests the presence of defect-rich intrinsic inter-
faces [10].We therefore speculate that the edges of the columns provide
favourable sites for oxygen movement and ﬁlament formation due to
their defect-rich nature. Consequently, enhanced columnar growth
will promote easier electroforming as well as lower switching voltages.
Another important effect of the interface roughness is the enhancement
of the local electric ﬁeld. This can lead to increased electron injection
and hence increased rate of creation of Frenkel pairs, consisting of oxy-
gen vacancies and oxygen interstitial ions, with oxygen interstitial ions
characterised by low migration barriers of around 0.2 eV [20,21].
We see no evidence of signiﬁcant Ti diffusion into SiOx layer, as
shown in the bright ﬁeld STEM image in Fig. 5a and the EELS Ti elemen-
tal map in Fig. 5b.
4. Summary and conclusion
We presented the electrical characterization of an intrinsic SiOx
ReRAM devices and analysed the microstructure of the oxide layer.
Our results suggest that improved switching properties are a conse-
quence of a rougher oxide-metal interface. We believe there are two
possible triggers that can act simultaneously. Firstly, rougher oxide-
Fig. 2. Cumulative distributions of (a) the set and the reset voltages (with a CC of 1mA) (b) the low resistance states and the high resistance states (with a CC of 1 mA) (c) the set and the
reset voltages (with a CC of 100 μA) (d) the low resistance states and the high resistance states (with a CC of 100 μA) (e) the forming voltages for 20 separate devices.
Fig. 3. O1s (left) and Si2p (right) normalised XPS spectra (normalised to the O1s signal) of the SiOx ﬁlm.
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Fig. 4. (a) Bright ﬁeld STEM and (b) Intensity-clipped HAADF images of the same device, showing columnar oxide growth. The red arrows indicate the columnar growth of the oxide ﬁlm.
102 A. Mehonic et al. / Microelectronic Engineering 178 (2017) 98–103electrode interface causes atomic shadowing during deposition that
promotes columnar growth. The edges of the columns provide defect-
rich sites where vacancy formation and oxygen ion mobility can be en-
hanced. Secondly, as electron injection is believed to be themechanismFig. 5. (a) Bright ﬁeld STEM and (b) EELS elemental map (Ti-L2,3 edge).for the generation of Frenkel defects, the enhancement of the local elec-
tric ﬁeld due to the rough interface can lead to more electrons being
injected. The results provide a route to further optimisation of silicon
oxide-based ReRAM devices.
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